

Universal DSL Link Interface Between
A DSL Digital Controller And A DSL Codec

FIELD OF THE INVENTION

5 The invention relates generally to a digital subscriber line (DSL)-link interface and protocol for a DSL modem. The present invention has particular applicability to personal computer (PC) systems where the digital control and analog front end portions of such a DSL modem are not implemented in a single integrated circuit (IC) for various technical and cost-effective reasons.

10 BACKGROUND OF THE INVENTION

It has been consistent in the electronics industry that complex logic functions are integrated into smaller and smaller form factors. For instance, a popular growing trend is to combine audio and telephone capabilities in one device, including graphic and video functions in a computer chipset, and to integrate all computer peripheral functions into a single IO chip. A related general trend in the PC industry is the migration of more and more devices, components, functionality, etc. to the motherboard. This makes sense for a variety of engineering and cost reasons, including the fact that this approach conserves available conventional expansion slots on the system bus, is easier to configure, reduces the total mother board form factor and BOM cost, and preserves compatibility with legacy systems.

At the same time, there are certain components that are not optimally combined or tightly integrated together for a variety of reasons, some of which are engineering related, and some of which are regulatory related. As noted above, there is considerable interest in placing a full scale modem down (directly on) the motherboard, to obtain the aforementioned benefits. From an engineering perspective, however, it is difficult to place the analog I/O portions of a modem directly on a motherboard because of various noise sources present on the latter. Therefore, the signal to noise ratio (SNR) performance of the modem system will decrease. Similarly, from a regulatory perspective, these analog portions of a modem must undergo a certification process in accordance with local applicable telecom rules and regulations before they can be implemented in a commercial

product. If it were necessary to subject every motherboard to a new certification process (simply because it now incorporated some modem front end circuitry), this would impede and slow down the development of new products considerably.

Thus, there is a general perception in the industry at this time that, at least for the
5 PC environment, it makes more sense to separate the analog and digital portions of a high speed modem. This has led to a proposal, authored by Intel Corporation, known as the Audio/Modem Riser Specification, in which it is suggested that the analog I/O portions of a modem be moved to a card that is physically separated but easily connected to a motherboard. Version 1.1 of this document, revised on September 10, 1998, is available
10 for downloading via the Internet at Intel's corporate web site, and is hereby incorporated by reference. In this specification, a portion of which is reproduced in FIG. 1A, it is proposed that the portions of the modem which are susceptible to noise, and which implicate certification issues, be moved to what is known as a Homologated Riser Card. This card has I/O connections to the outside world (i.e., such as to a conventional
15 telephone line) but at the same time fits in a riser connector directly to the motherboard. As the specification indicates, this riser interface is preferably standardized, so the motherboard makers can implement audio/modem capability with lower BOM costs, and with fewer concerns about vendor proprietary variations (i.e., because there is a common footprint that can be stuffed with competing pin compatible implementations). The
20 specification provides a detailed and comprehensive explanation of the electrical and physical requirements required to comply with the proposed standard.

As depicted in FIG. 1A, a modem 100 includes an analog I/O portion 110 located on a riser card 111. This analog I/O portion (sometimes referred to as a codec) is then interfaced through a digital link 120 (known as AC-97) to the digital controller 130 of the
25 modem. The latter digital portion is located directly on a motherboard 131 and generally includes appropriate modem control circuitry, data pumps, and other functional circuits typically associated with those aspects of a modem. These functions can also be performed, for example, by a so-called host signal processing (HSP) embodiment, in which case the AC 97 digital controller (at least for the modem portions anyway) can

consist of as little as a very simple bus interface. The preferred implementation for this digital portion is described in another specification published by Intel known as Audio Codec 97. Version 2.1 of this document, published on May 22, 1998, is likewise available for downloading at Intel's corporate web site, and is also hereby incorporated by
5 reference. As noted therein, the AC97 digital controller can include a wide range of capabilities, including multiple digital audio channels, and suitable interfaces to a PCI bus, a digital I²S bus, etc.

A description of the various I/O, control, and power/ground signals in the AC-97 link passing through the riser interface is provided at Tables 1 - 5 of the aforementioned
10 A/M Riser specification. As seen generally in FIG. 1B, in a voice band modem implementation, the AC 97 link between the digital controller 130 and the analog CODEC 110 consists of a five wire, bi-directional, serial TDM format interface. The signals supported, include the following: RESET (a master hardware reset), BITCLK (12.288 MHz serial data clock), SYNC (48KHz fixed rate sample sync), SDATA_OUT
15 (serial, time division multiplexed input data stream to the PC), and SDATA_IN (serial, time division multiplexed output data stream from the PC). The format and nature of these signals is well-known, and is described in the aforementioned specifications. Digital controller 130 can also including suitable interfaces for other contemporary expansion busses, such as PCI bus 141, USB 142, etc.

20 While the A/M Riser specification is a step in the right direction, it does not provide for functionality that would permit implementation of an xDSL type modem at this time. For example, xDSL requires a much higher bit rate than that provided by the AC97 link (at a 2.2 MHz sampling and 16 bits wide for an ADSL downstream signal, the total bit rate is 35.2 Mb/s, which is much higher than the 12.288 MHz serial clock).
25 Furthermore, there are various power and control signaling requirements in xDSL that were not foreseen by AC97. Therefore, the AC97 and A/M Riser specification are limited to supporting at most simple analog type (V.90 and the like) modems. This is a significant drawback, since xDSL technologies (and especially ADSL) are expected to be in widespread use in a very short time.

SUMMARY OF THE INVENTION

Accordingly, it is a general object of the present invention to overcome the aforementioned problems.

Another object of the present invention, is to provide a DSL modem which is
5 configurable as a motherboard device within a personal computing system, in a manner similar to that only currently possible for voice band type modems;

A related object of the present invention is to provide a DSL modem that has analog codec circuitry and digital controller circuitry both tightly coupled to a PC motherboard, in a manner similar to that only current provided for voice band type
10 modems;

Another object of the present invention is to provide a DSL interface that can properly handle DSL data rates, DSL control signals, and other xDSL related signal requirements so that it is suitable for linking the analog and digital portions of a DSL modem of the aforementioned type;

A related object of the present invention is to provide a DSL interface that is
15 extremely flexible, and can be used in any one of a number of different xDSL technologies, including HDSL, SDSL, ADSL, reduced rate ADSL, etc.;

Another object of the present invention is to provide an improved signal protocol for a DSL link, having data/control word formatting and timing specifications especially
20 suited for a DSL data stream;

A further object of the present invention is to provide a DSL interface that minimizes the required signal and power pins associated with a standardized specification for analog codec components in a personal computing system, and is therefore cost effective, and can be easily integrated by system vendors;

Yet a further object of the present invention, is to provide a DSL digital controller
25 and a DSL codec which can utilize the above novel DSL interface;

An additional object of the present invention, is to provide a personal computer motherboard which is adapted to use the aforementioned DSL modem and DSL interface.

Another object of the present invention is to minimize the required logic complexity in order to support all above functions and features.

These and other objects are effectuated by the following aspects of the present invention.

5 ~~An improved digital communications link of the present invention connects a~~
digital controller section of an xDSL modem - which is preferably located on a system
motherboard of a computing system - to a separate analog section of the xDSL modem -
which is located at a position substantially free of electronic noise from other electronic
components on said motherboard, which could materially affect the operation of such
10 analog section. The data path/link is generally configured in the following manner: (a) a
plurality of receive signal lines are set up for receiving data from a remote site; (b) a
plurality of transmit signal lines are designated for receiving data from a remote site; (c) a
bit clock signal line is set up for carrying a clock signal, which clock signal is used in
connection with communicating the data to and from the remote site. The bit clock signal
15 line can carry any desired clock signal needed according to data transmission
requirements of said digital communications link, thus providing a scalable interface that
is easily adaptable for use in any number of different motherboard environments.

20 An additional word clock signal, derived from the bit clock signal, marks the
boundary for each sample word received or transmitted on said plurality of receive signal
lines and/or plurality of transmit signal lines respectively.

25 Another aspect of the present invention includes the use of an improved protocol
for exchanging operational and/or control information between separated digital and
analog sections of an xDSL modem. This operational and/or control information
preferably includes information relating to real time control settings for circuits located
within the analog codec, power management, and the like.

During normal operation, the aforementioned receive and/or transmit signal lines
can also be used for carrying control words for use by the xDSL modem, which control
words are embedded as part of the normal data stream. As a compromise between
flexibility and speed, these control words preferably have either a first or second length.

The control word has a start bit, followed by a length indicator bit, and then the set of command bits corresponding to the actual command/data value. Idle bits are transmitted continuously between control words. Unlike prior art schemes, the control words are transmitted asynchronously, therefore, in an embedded operations channel (EOC) that has
5 an effective rate equal to the word clock signal.

According to another useful feature of the present invention, the aforementioned link also includes provision for setting up a multi-channel data frame. In this way, two or more data channels can be set up between the digital controller and analog section, with data transferred through a first channel during a first time period of the multi-channel data
10 frame, and through a second channel during a second time period of the multi-channel data frame. To accomplish this, the word clock signal can be adapted to have a different duration for different number of data channels. In one variation, the data channels can have different transmit and/or receive data rates, so as to accommodate multiple codecs, or unequal receive/transmit data stream bit rates (such as ADSL). Accordingly, the single
15 channel limitation of the prior art can be also be overcome by this capability of the present invention.

Yet another useful aspect of the present invention provides that, due to the unique selection of receive/transmit/clock lines and signal protocols, the same receive and/or transmit signal lines can also be used to support a compatible data interface between the
20 digital controller and an ATM based hardware xDSL modem. In other words, the data path can handle ATM packaged data and clocking information, making it extremely versatile and useful for incorporation within a motherboard application.

These aspects of the present invention thus permit an xDSL motherboard, and an xDSL modem to be configured in a manner similar to a voice-band modem.

25 A computer motherboard, DSL digital controller, DSL codec, and DSL modem of the present invention include otherwise conventional hardware (and/or software in an HSP application) and are all implemented with appropriate interface circuitry and control logic necessary to effectuate the above architecture, characteristics and functionality of the aforementioned DSL link.

Although the inventions are described below in a preferred embodiment associated with a personal computing system, it will be apparent to those skilled in the art the present invention would be beneficially used in any environment where it is desirable to link separated analog/digital portions of an xDSL modem.

5

BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1A is a diagram illustrating how an analog portion of a prior art voice band grade modem is mechanically placed in a riser card and electrically connected to a digital portion of such modem integrated into a computer motherboard in a personal computing system

10

Figure 1B is an electrical block diagram depicting the various signals carried by a prior art digital link for a voice band grade modem integrated as part of a motherboard in a personal computer system;

15

Figure 2A is a functional block diagram of a preferred embodiment of a DSL digital link, DSL modem, and motherboard of the present invention;

Figure 2B is a more detailed functional block diagram of the portions of the circuitry illustrated in FIG. 2A;

20

Figures 3A - 3C are preferred embodiments of timing specifications, data formatting, and control signal protocols used in the DSL link of the present invention;

Figure 4 is a preferred embodiment of a signal and timing protocol that can be used by the DSL link of the present invention to support an ATM interface.

DETAILED DESCRIPTION OF THE INVENTION

25

DSL Modem System Overview

A preferred embodiment of the present invention is depicted generally in FIGs. 2A and 2B. This embodiment is similar in some respects to the prior art voice band modem implementation shown in FIG.1, and, for that reason, like components/circuits are designated with like numerals. In FIG. 2A, an xDSL modem 200 as shown consists of

two physically separated (but electrically coupled) circuitry sections, a DSL Modem Analog Circuit 205, and a DSL Modem Digital Circuit 230. Except for those portions necessary for implementing the xDSL digital link of the present invention, the specifics of these two circuitry sections are well known in the art, and any suitable

5 hardware/logic/firmware combination could be used for effectuating the typical functions of an xDSL modem. For example, DSL Modem Analog Circuit 205 is typically a combination of a codec and various analog components necessary to support an xDSL link. It will be apparent to those skilled in the art that portions of DSL Modem Analog Circuit 205, as well portions (or even all) of DSL Modem Digital Circuit 230 may be

10 implemented in single chip (IC) form either alone or in combination with a larger functional device. With reference to FIG. 2A again, DSL Modem Digital Circuit 230 includes circuitry for performing some of the necessary signal processing associated with an xDSL link,, data buffering, and host interface functions. Additional control logic sets up and maintains the xDSL compatible data link by responding to appropriate commands

15 from the host. It also receives hardware status such as power loss detection from the DSL Analog Circuit 205 via the DSL link and passes this information forward to the host for necessary actions.

Various software drivers associated with the operating system can interact with DSL Modem Digital Circuit 230 through various available system busses such as a PCI

20 Bus to ensure proper data flow between such circuit and applications running on a host system. In a typical PC system, the functions performed by DSL Modem Digital Circuit 230 is embodied as part of a PCI Bus Controller chipset, such as those known in the art as either South Bridge or North Bridge. The purpose of this integration is to increase system integration flexibility and to reduce BOM costs. Thus, for purposes of the present

25 discussion, DSL Modem Digital Circuit 230 is also generally referred to herein as a DSL Digital IC, and this IC can be integrated alone as a standalone device, or, as noted immediately above, as part of a PCI North/South Bridge IC. In addition to DSL link, this overall chip may contain additional various interfaces such as a PCI bus 241, USB bus 242, and AC-Link 243. Furthermore, it may generate additional control signals such

Wake Up to the host for various modem operation needs. Other system controller functions (CPU, memory and PCI agent related) normally performed by such PCI Bus Controller chipset can be implemented in any conventional, well-known fashion.

In general, the hardware, firmware, software, and logic for performing the above
5 functions in DSL Modem Digital Circuit 230 is dependent on the functions performed in
DSL Modem Analog Circuit 205. For example, when oversampling is used in A/D and
D/A, the digital filters for interpolation and decimation filters can be done on either side
of the DSL link. Therefore, for purposes of the present invention, the actual
implementation of DSL Modem Digital Circuit 230 and Digital Modem Analog Circuit
10 205 can be accomplished through a number of variations that are compatible with the
teachings herein. In many cases, as just described in connection with the filtering
function, various signal processing or logic operations can be effectuated on either side of
the link with no loss of performance or flexibility. The present invention, in fact,
specifies a universal DSL link interface that allows a very flexible implementation for the
15 two blocks and for future DSL technologies.

DSL Analog Section Overview

FIG. 2B provides a more detailed electrical schematic illustration of the
components shown generally in FIG. 2A. As shown, a DSL Analog Modem Circuit 205
20 is connected to a phone line through a hybrid circuit 207 and processes the received
signal through a receive amplifier 209, filter 211, A/D 213, and, in embodiments where
filtering is implemented on this side of the modem, a post digital filter 214. A ring detect
circuit 212 is used to detect a remote wake up signal, which is some pre-designated xDSL
signal. This wake up signal is passed on where it used, for example, to re-activate
25 portions of the DSL modem and a host PC incorporating the same. A series of
transmission counterpart stages are also shown in FIG. 2B, including a digital filter 214'
(optional as noted above), D/A circuit 213', and a transmit amplifier and driver stage 211',
for generating the xDSL analog transmit signal to the phone line through the hybrid. Also
associated with DSL Analog Modem Circuit 205 is a DSL link interface block DSL-A

216, which transmits signals in the DSL link to DSL Digital Modem Circuit 230, and converts received signals in the DSL link to various data and control signals for the internal circuits within DSL Analog Modem Circuit 205, including control registers 215. Also inside DSL-A 218 is a clock circuit (not shown) which generates the necessary
5 clocks for internal blocks and external DSL link based on an input from a System Master Clock as shown. Again, some or all of the functions of DSL Analog Modem Circuit 205 may be grouped and implemented in single chip form. For example, DSL-A codec 218, incorporating control registers 215, DSL-A Interface 216, digital filters 214, 214', and A/D 213 and D/A 213' is preferably embodied in a single integrated circuit (IC), and a
10 separate IC is preferably used to embody analog front end sections (i.e. receive/transmit drivers 209, 209' and receive/transmit filters 211 and 211').

It should be emphasized that the above description is only a typical embodiment of DSL Analog Modem Circuit 205 suitable for use with the present invention, and that other variations of an analog codec circuit will be apparent to those skilled in the art.

15 Other voice modem related functions can also be incorporated in this stage, as noted in the aforementioned Intel specifications noted above.

To improve transmission performance against various noise sources from the PC motherboard and coupled to the components in the analog front end (AFE) section, DSL Modem Analog Circuit 205 can be physically placed in a separate printed circuit board
20 (PCB) or riser card 211. This provides maximum noise isolation from DSL Modem Digital Circuit 230. This approach is similar to that done in the prior art for analog modems. Note that it is not necessary in all cases that DSL Modem Analog Circuit 205 be placed on a separate riser card 211, but it is important that such circuitry be isolated in some fashion so that it is substantially free from electronic noise that could impair its
25 performance. Accordingly, DSL Modem Analog Circuit 205 could conceivably still be mounted on the same motherboard 231 as DSL Modem Digital Circuit 230, so long as the former is sufficiently isolated from other motherboard noise sources. As an example, a small isolating enclosure, shielding cage, or even insulative layer coatings might be used to protect and shield portions of DSL Modem Analog Circuit 205 from EMI and other

Sub A4

10054327 11301

noise, and this could result in smaller displacements between the analog and digital sections of an xDSL modem. Other appropriate manifestations will be apparent to those skilled in the art.

5 *DSL Digital Section Overview*

On the other side of DSL Link 220 is DSL Modem Digital Circuit 230, which includes a counterpart DSL-D Interface 233. As noted earlier, DSL Modem Digital Circuit 230 is preferably implemented as a single DSL Digital IC integrated within a South/North
10 bridge controller within a PC system. The functions performed by this circuit include I/O transfers between a PC host and DSL Analog Circuit 205. Depending on the specific DSL implementation, part of the data pump functions can be done inside Receiver Buffer and Processing 234 and Transmitter Buffer and Processing 234'. For example, DSL functions such as IFFT and FFT can be performed by 234' and 234, respectively. DSL-D Interface
15 233 interacts with and is responsible for coordinating data/control signals on the digital side of DSL Link 220. As with its counterpart on the analog side, DSL-A Interface 216, this circuit performs data conversion and control signaling via DSL Link 220. To interface with the PC host and various peripheral devices, DSL Digital IC 230 may also include various bus connections and interfaces. These include PCI Bus 241 and associated PCI Bus Interface 238 to the PC host, USB 242 and USB Interface 238' to
20 external USB devices, and AC-Link 243 and DC97 Interface 238'' to external audio and analog modem codecs.

Again, it should be mentioned that the above description for the Digital IC 230 is but one typical embodiment for use with the present invention in a PC system, and that other variations of the same will be apparent to those skilled in the art. As noted earlier,
25 some of the functions performed in DSL Digital IC 230 can instead be implemented on the analog side, and vice-versa.

As noted above, functions performed by Transmitter Buffer and Processing 234 and Receiver Buffer and Processing 234' depend on the specific xDSL implementation. In the case of host signal processing, where the present invention can be used for great

Sub 5

benefits, only minimal functions need be performed inside 234 and 234'. Instead, most xDSL functions are performed by the host CPU. The degree of integration of such functions by a CPU are, of course, a function of the available MIPs for performing the same. While it is not practical or economical at this time to implement a full rate ADSL data pump with contemporary CPU technologies, it is nevertheless quite possible to achieve reduced rate ADSL functionality (i.e., such as that specified by the proposed ITU-T G.992.2 standard) in a PC in most cases by utilizing the teachings of applicants' prior disclosures, including in serial nos. 08/884,895 and 08/884,957 which are hereby incorporated by reference. Thus, the hardware needed to implement DSL Digital IC 230 can be extremely inexpensive (simple interface circuitry) and cost-effective for a motherboard manufacturer.

DSL Link Specification/Protocols

A DSL link 220 couples DSL Modem Analog Circuit 205 to DSL Digital IC 230 through DSL-A Interface 216 and DSL-D Interface 233 respectively. This link includes a number of data and control signal lines. Specifically, there are four (4) receive data lines RX₁ - RX₄; four (4) transmit data lines TX₁ - TX₄; a variable rate bit clock signal (CLOCK); a word clock signal (WORD CLOCK) to show the word boundary for each sample; and a reset signal (RESET) from the DSL Digital IC 230 to reset the DSL Modem Analog Circuit 205. These signals are explained in detail below. As can be seen, the applicants have carefully evaluated and calculated an optimal set of data/control lines and signal formatting to minimize the total number of pin assignments and maximize the usability for various xDSL requirements.

Receive data lines RX₁ - RX₄ carry digital samples generated by A/D 213 and assembled and transmitted across the link by DSL-A Interface 216; DSL-D interface, conversely dis-assembles and passes these samples on for further signal processing. Unlike prior art audio modem codecs, which utilize a single receive data line, the present invention makes use of four parallel lines. This comes from a compromise between the single line prior art approach (which minimizes the number of pin assignments but

005424

Submit

requires a high clocking rate) and a fully parallel approach (which minimizes the clock rates but requires more driving power and a higher pin count). This compromise approach has the following advantages: (1) since xDSL signals are broadband signals, it minimizes clock frequencies and consequently device power consumption, (2) it reduces the total pin count to an acceptable level, (3) it provides an embedded channel for control signaling (explained shortly), and (4) enables various features such as using the same DSL link 220 as a logically equivalent Utopia interface (explained shortly).

For the same reasons, four (4) transmit data lines TX₁ - TX₄ carry digital samples from DSL Modem Digital Circuit 220 assembled by DSL-D Interface 233 into suitable form where they are then received and dis-assembled by DSL-A Interface 216 and processed by D/A converter 213' in DSL Modem Analog Circuit 205 to generate the analog transmit xDSL signal. Signal line RESET is activated when the PC host tries to reset DSL Modem Analog Circuit 205; this can occur, for example, when the xDSL modem must be initialized or re-initialized.

Signal line CLOCK carries a scalable rate clock signal, f_{clock} generated by the clock generator inside DSL-A 216, which can be any suitable and well-known conventional clocking circuit. For a given xDSL link of signal frequency bandwidth B, oversampling factor P, up to 15 bits per sample, f_{clock} is given by:

$$f_{\text{clock}} = 2 * B * P * 16/4$$

In a preferred embodiment, a sample word consists of 16 bits: 1 control bit and up to 15 sample bits. Therefore, the period of the signal line WORD CLOCK consists of four (4) serial clock periods. That is,

$$f_{\text{wc}} = f_{\text{clock}}/4$$

Unlike the prior art fixed clock rate signaling, the clock signal rates for CLOCK and WORD CLOCK will vary depending on the particular DSL link in place. The present DSL Digital Communication Link 220 does not impose any restriction on the clock rate, since it is expected that such should be scalable in a manner that supports a wide range of potential options for an xDSL modem in a personal computing system. In other words, this variability for the clock rate provides system motherboard manufacturers with the

ability to mix and match compatible combinations of digital and analog xDSL modem components without concern about the available clocking rate across the connecting interface. This optimizes options for both motherboard suppliers, and xDSL modem component vendors, since they only need to ensure that they are matching combinations of hardware that are otherwise compatible. For example, in an ADSL modem application, the T1.413 issue 2 standard calls for a full downstream (Nyquist) sampling rate of 2.2 MHz, where the signal bandwidth B is $256 \text{ tones} * 4.3125 \text{ kHz/tone} = 1.1 \text{ MHz}$. With P being 4X oversampling, CLOCK and WORD CLOCK are 35.328 and 8.832 MHz, respectively. The only important consideration, therefore, is to make certain that the particular DSL Digital IC 230 can support this clock rate in conjunction with the selected DSL Modem Analog Circuit 205. In this respect, therefore, DSL Digital Communications Link 220 supports a scalable clock rate that is based purely on the desired price and performance objectives of a system vendor. To flexibly adjust the clock rates, the external Master clock can be divided by a programmable value specified in a register inside DSL-A Interface 216, which can be set up by the host through the control channel embedded in the DSL Link 220 (explained shortly).

To reduce the total pin count in DSL Link 220, the same CLOCK and WORD CLOCK are used by the corresponding interfaces (DSL-A 216 and DSL-D 233) for both transmit and receive data.

The word clock rate, f_{wc} , provides timing for transmit and receive data samples. As illustrated generally in FIG. 3A, each pulse in the WORD CLOCK represents the beginning of a sample word. As shown, four sampling CLOCKS are used in a word period. This allows up to 16 bits ($4 \text{ lines} * 4 \text{ cycles}$) per sample word. In a typical DSL application, a high speed codec will not require more than 15 bits per sample. Accordingly, the present scheme accommodates even the expected worst case for an xDSL modem by setting 16 bits per WORD CLOCK period, in which at least one of these bits can be designated for control signaling. Of course, while the preferred embodiment herein utilizes the specified clocking format discussed above, and an accompanying set of four data transmission lines, other combinations of these parameters

will be apparent to those skilled in the art from the present teachings. Accordingly, the present invention is not limited to any one particular combination of such parameters.

As mentioned above, the present invention also provides capability for communicating operational and/or control information easily and flexibly between the analog and digital sections of modem 200. This can be seen in FIG. 3B which illustrates how at least one operational control bit (D15) is reserved or allocated for an embedded operation channel (EOC). The EOC can be used, for example, for passing the following types of information across the link.

- (1) transmitter/receiver gains,;
- (2) interrupts to the Digital IC 230;
- (3) information to control VCXO in DSL Modem Analog Circuit 205 for timing recovery;
- (4) power management information, such as an ADSL wake-up signal, or a power loss signal received by DSL Digital IC 230 from the motherboard. The power loss signal from the motherboard, in the case of ADSL, is used by DSL Modem Digital Controller 230 for generating a dying gasp message to be transmitted to a remote transceiver through DSL Modem Analog Circuit 205. Other types of control information associated with a conventional xDSL link can also be accommodated.

It can be observed from FIG. 3B that EOC has an effective bit rate equal to the word clock. The present invention, therefore, provides a method for providing control signaling information that does not require a separate time division multiplexed control word sent over the link as is done in the aforementioned AC⁹⁷ prior art data link. This operational information is encoded by DSL-D Interface 233 into the data stream using any suitable logic, and is then decoded and acted upon by corresponding logic in DSL-A Interface 216 so that, for example, suitable adjustments are made to digital filters 214, 214', A/D 213, D/A 213', and amplifier and filter stages 209, 209' and 211, 211' respectively. This operational information can be passed in both directions across the link so that control registers 215 within DSL Analog Circuit 205 can be read or

configured in any desired manner by DSL Digital IC 230. Conversely, if desired, information concerning data and settings of control registers 235 within DSL Digital IC can be monitored and changed by control logic in DSL Analog Circuit 205.

Preferably, control information (i.e., control data or control data addressing) in the EOC is presented in asynchronous form in a manner analogous to that used in a conventional PC serial port or RS232 to simplify logic design. This means that a start bit is set to logical 0 when there is control data, and logical 1 otherwise. After the start bit, a fixed number ($1+N_c$ or $1+2 N_c$) of control bits fills out the remainder of the control word signal. To optimize the balance between short control words (to minimize delays) and long control words (improved addressing range), two different control word lengths are provided (i.e., the control word length is either N_c or $2N_c$). To signal a short control word (say $N_c=16$ bits), the bit immediately following the start bit is set to a logical 0; to signal a long control word (say 32 bits) the bit immediately following the start bit is set to a logical 1. Following the set of bits for the actual control word, the EOC is then stuffed with all logical 1 values, corresponding to idle bits. Because the above architecture is relatively flexible, it is of course possible (and may be desirable in some environments) to increase the number of embedded operation channels by using an additional bit (for example D 14) of the transmit/receive data words across the link.

20 *Additional Features in DSL Link*

-- Variable Number of DSL Channels

Another useful aspect of the present invention is the provision in the present xDSL digital link for a variable number of channels. The aforementioned AC97 prior art can only handle a fixed number of channels (12) in the transmit/receive directions, and this is not practical for an xDSL link for a number of reasons. First, the receiving and transmitting data streams may not be operating at the same sampling clock. This will occur, for example, when there are different oversampling ratios, or where there are different signal bandwidths (e.g., ADSL) for upstream and downstream transmissions. Second, there may be multiple channels for transmission and receive directions. For

instance, an echo cancellation data path might be used in some environments for echo suppression. Finally, it may be useful to support additional DSL Modem Analog Circuits 205', 205'', (not shown) connected in parallel with DSL Modem Analog Circuit 205 using the same set of data signal, control and clock lines described above.

5 To achieve this variable number of channels capability, a frame structure for the word clock cycles is illustrated in FIG. 3C. As illustrated, a certain number M (programmable by software and set to a value of 2 as shown) of word clock cycles forms a frame clock to support M separate DSL channels (or separate analog circuits) in each direction. It is unnecessary, of course, for all M channels to be active at one time. To
10 mark the beginning of a frame, the word clock is held high for a duration of two clock cycles. At startup, M is initially set to 1. To operate with multiple channels, DSL Digital IC 230 passes a control signal via the EOC noted earlier, to set M to some higher integer value in the DSL Modem Analog Circuit 205, such as $M = 2$. A multi-channel frame is then indicated by WORD CLOCK being set high for two clock cycles. As depicted in
15 FIG. 3C, the data for channel 2 (or the second DSL Modem analog circuit) is presented at the beginning of the frame cycle (i.e., when WORD CLOCK is high for two cycles) and the data for channel 1 (or the first DSL Modem analog circuit) is presented during the second half of the frame cycle (during the time WORD CLOCK is high for a single cycle). Thus, in the multi-channel data frame of FIG. 3C, there are two data channels,
20 and data is transferred through a first channel during a first time period of the multi-channel data frame, and through a second channel during a second time period of the multi-channel data frame.

In this manner, multiple codecs can be included in DSL Modem Analog Circuits 205. As is apparent, the value for M can be programmed as necessary by DSL Digital IC
25 230 based on the particular DSL link requirements, the specific implementation of DSL Modem Analog Circuits 205, etc.

Furthermore, when the bit rates at the output of Digital Filters 214 and 214' have an integer relationship, the provision of multiple channels is a necessary feature. For example, in the case of ADSL where the sampling rates equal the Nyquist rates, the

upstream and downstream rates are 275 kHz and 2.2 MHz, respectively (a ratio of 1:8). Therefore, the present invention allows a DSL modem to be configured with a value of $M=8$, thus setting up only one active channel in the upstream direction and 8 active channels in the downstream direction.

5 The various clocks, buffers, latches, control logic, etc., for implementing this aspect of the present invention, as well as for performing the formatting, assembling, and dis-assembling operations on the Rx and Tx data samples by the various DSL-A and DSL-D interfaces are well-known in the art, and therefore any suitable combination of the same which effectuates the above functionality can be used for the present invention.

10

~~--Reuse of DSL Link for External Hardware DSL Implementation~~

~~As mentioned earlier, the use of DSL Link 200 is most attractive to a host based DSL modem implementation requiring minimal logic inside Digital IC 230. When the CPU in the motherboard is not fast enough, it is desirable to use the DSL Link to connect~~
15 ~~Digital IC 230 to an external hardware DSL implementation. In this case, another useful aspect of the present invention is illustrated in FIG. 4. As shown, when an external hardware solution for a DSL modem implementation exists, a reasonable interface to use with such implementation is one based on the ATM Utopia I or Utopia II interface. This is because ADSL technology has already been defined to interface with ATM in both~~
20 ~~T1.413 Issue 2 and ITU-T G.992 standards. In this configuration, DSL Digital IC 230 would be linked through DSL Digital Link 220 to a hardware based xDSL modem in FIG. 2A and 2B, instead of interfacing directly to DSL Analog Modem Circuit 205. In such instance, of course, since most of the signal processing and control functions would be located within the hardware xDSL modem, DSL Digital Controller 230 could be~~
25 ~~simplified accordingly. The reason this is possible is because the same 10 signal lines described above (RX₁ - RX₄, TX₁ - TX₄, CLOCK and WORD CLOCK) can serve a dual purpose and act as an ATM interface as well. As above, for the same four sampling cycles per word clock, the following data can be transported over DSL digital link 220:~~

1. First clock cycle period: RX₁ - RX₄ are used for Control, RxClav, TxClav;

~~TX₁ - TX₄ are used for Control, 0, RxEnb and TxEnb.~~

2. Second clock cycle period: ~~RX₁ - RX₄ are used for RxSoc, RxAddr [2:0], while TX₁ - TX₄ are used for TxSoc, TxAddr [2:0].~~
3. Third clock cycle period: ~~RX₁ - RX₄ are used for RxData [3:0], while TX₁ - TX₄ are used for TxData [3:0].~~
4. Fourth clock cycle period: ~~RX₁ - RX₄ are used for RxData [4:7], while TX₁ - TX₄ are used for TxData [4:7].~~

As defined above, the signals Control, RxClav, TxClav, RxEnb, TxEnb, RxSoc, TxSoc, RxAddr, and TxAddr are defined in the UTOPIA Specification, Level 1, Version 2.01, published March 21, 1994 by the ATM Forum, and incorporated by reference herein. It can be seen from the above that an ATM type interface can also be implemented by the DSL-A and DSL-D interfaces to exploit the embedded control channel characteristics of the present digital link with great advantage.

One significant advantage of the present invention, therefore, is the fact that the DSL Digital Link 220 can be incorporated within a motherboard of a personal computing system to enable great flexibility in configuring options for an xDSL communications capability. For example, a motherboard manufacturer (or ultimate system vendor) can configure any particular base level enabled system to include any desired level of xDSL modem performance and functionality, including either a host based soft modem solution, or a pure hardware type modem solution. This is accomplished by simply stuffing the board with various combinations; for example, a simplified version of DSL Digital Controller 230 can be combined with an ATM based hardware DSP xDSL modem, or, alternatively, a configuration such as shown in FIG. 2B can be implemented for a software modem implementation. The flexibility of the data lines of the communications link, and the use of an embedded control channel, permits easy adoption of optimized solutions for any particular application.

Thus, the configuration and selection of the data signal lines, the use of an embedded control channel, the data clocking mechanism, the ability to provide multiple data channels, and the format of control words used in the embedded control channel, all

contribute to making the present invention easily adaptable and usable with a number of different combinations of digital and analog circuits associated with xDSL modems.

Although the present invention has been described in terms of a preferred embodiment, it will be apparent to those skilled in the art that many alterations and
5 modifications may be made to such embodiments without departing from the teachings of the present invention. Accordingly, it is intended that the all such alterations and modifications be included within the scope and spirit of the invention as defined by the following claims.

10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194
2195
2196
2197
2198
2199
2200
2201
2202
2203
2204
2205
2206
2207
2208
2209
2210
2211
2212
2213
2214